Same as
error but will make HDL generation fail if included in
the final circuit.
This is useful for the error case of static assertions.
Note that the error message needs to be a literal, and during HDL
generation the error message does not include a stack trace, so it had
better be descriptive.